

# **USB 2.0 HSIC Hi-Speed 4-Port Controller Hub**

# **Highlights**

- · Controller Hub IC with 4 downstream ports
- · High-Speed Inter-Chip (HSIC) support
  - Upstream port selectable between HSIC or USB 2.0
- USB-IF Battery Charger revision 1.2 support on downstream ports (DCP, CDP, SDP)
- Battery charging support for Apple<sup>®</sup> devices
- FlexConnect: Downstream port 1 able to swap with upstream port, allowing master capable devices to control other devices on the hub
- USB to I<sup>2</sup>C<sup>TM</sup>/SPI/GPIO/UART bridge support through the Hub Controller
- · USB Link Power Management (LPM) support
- SUSPEND pin for remote wakeup indication to host
- Start Of Frame (SOF) synchronized clock output pin
- · Vendor Specific Messaging (VSM) support
- Enhanced OEM configuration options available through OTP or SMBus Slave Port
- · Flexible power rail support
  - VBUS or VBAT only operation
  - 3.3 V only operation
  - VBAT + 1.8 V operation
  - 3.3 V + 1.8 V operation
- · 48-pin (7x7 mm) QFN RoHS compliant package

### **Target Applications**

- · Automotive head unit
- · Automotive breakout box
- · Navigation devices
- · Automotive consumer connectivity ports
- · Rear seat infotainment access

# **Key Benefits**

- MultiTRAK<sup>TM</sup>
  - Dedicated Transaction Translator per port
- PortMap
  - Configurable port mapping and disable sequencing
- PortSwap
  - Configurable differential intra-pair signal swapping
- PHYBoost<sup>TM</sup>
  - Programmable USB transceiver drive strength for recovering signal integrity
- VariSense<sup>™</sup>
  - Programmable USB receiver sensitivity
- · Low power operation
- Full Power Management with individual or ganged power control of each downstream port
- Built-in Self-Powered or Bus-Powered internal default settings provide flexibility in the quantity of USB expansion ports utilized without redesign
- · Supports OTP configurable flash
- Fully integrated USB termination and Pull-up/Pulldown resistors
- · On-chip Power On Reset (POR)
- Internal 3.3 V and 1.2 V voltage regulators
- On Board 24 MHz Crystal Driver, Resonator, or External 24 MHz clock input
- Temperature range: -40 °C to 85 °C

### TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com**. We welcome your feedback.

### **Most Current Data Sheet**

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

#### **Errata**

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include -literature number) you are using.

### **Customer Notification System**

Register on our web site at www.microchip.com to receive the most current information on all of our products.

# **Table of Contents**

1.0 General Description	4
2.0 Pin Configuration	7
3.0 Pin Descriptions	8
1.0 General Description 2.0 Pin Configuration 3.0 Pin Descriptions 4.0 Power Connections	21
5.0 Modes of Operations	23
6.0 Device Configuration	27
7.0 Device Interfaces	
8.0 Functional Descriptions	37
9.0 Operational Characteristics	
10.0 Package Outline	52
Appendix A: Data Sheet Revision History	54
Appendix C: References	55
The Microchip Web Site	56
Customer Change Notification Service	56
Customer Support	56
Product Identification System	57

### 1.0 GENERAL DESCRIPTION

The Microchip USB84604 is a low-power, OEM configurable, MTT (Multi-Transaction Translator) USB 2.0 controller hub with 4 downstream ports and advanced features for embedded USB applications. The USB84604 is fully compliant with the USB 2.0 Specification [2], USB 2.0 Link Power Management Addendum, High-Speed Inter-Chip (HSIC) USB Electrical Specification Revision 1.0 [4], and will attach to an upstream port as a Full-Speed hub or as a Full-/Hi-Speed hub. The 4-port hub supports Low-Speed, Full-Speed, and Hi-Speed (if operating as a Hi-Speed hub) downstream devices on all of the enabled downstream (non-HSIC) ports. HSIC ports support only Hi-Speed operation.

The USB84604 has been specifically optimized for embedded systems where high performance and minimal BOM costs are critical design requirements. Standby mode power has been minimized and reference clock inputs can be aligned to the customer's specific application. Flexible power rail options ease integration into energy efficient designs by allowing the USB84604 to be powered in a single-source (VBUS, VBAT, 3.3 V) or a dual-source (VBAT + 1.8, 3.3 V + 1.8) configuration. Additionally, all required resistors on the USB ports are integrated into the hub, including all series termination and pull-up/pull-down resistors on the D+ and D- pins.

The USB84604 supports downstream battery charging. The USB84604 provides an additional USB endpoint dedicated for use as a USB to I<sup>2</sup>C/SPI interface, allowing external circuits or devices to be monitored, controlled, or configured via the USB interface. Additionally, the USB84604 includes many powerful and unique features such as:


**FlexConnect**, which provides flexible connectivity options. The USB84604's downstream port 1 can be swapped with the upstream port, allowing master capable devices to control other devices on the hub.

**MultiTRAK**<sup>TM</sup> **Technology**, which utilizes a dedicated Transaction Translator (TT) per port to maintain consistent full-speed data throughput regardless of the number of active downstream connections. MultiTRAK<sup>TM</sup> outperforms conventional USB 2.0 hubs with a single TT in USB full-speed data transfers.

**PortMap**, which provides flexible port mapping and disable sequences. The downstream ports of a USB84604 hub can be reordered or disabled in any sequence to support multiple platform designs with minimum effort. For any port that is disabled, the USB84604 Hub Controller automatically reorders the remaining ports to match the USB host controller's port numbering scheme.

**PortSwap**, which adds per-port programmability to USB differential-pair pin locations. PortSwap allows direct alignment of USB signals (D+/D-) to connectors to avoid uneven trace length or crossing of the USB differential signals on the PCB.

**PHYBoost**, which provides programmable levels of Hi-Speed USB signal drive strength in the downstream port transceivers. PHYBoost can restore USB signal integrity in a compromised system environment. The graphic on the right shows an example of Hi-Speed USB eye diagrams before and after PHYBoost signal integrity restoration.



**VariSense**, which controls the USB receiver sensitivity enabling programmable levels of USB signal receive sensitivity. This capability allows operation in a sub-optimal system environment, such as when a captive USB cable is used.

The USB84604 is available for the automotive temperature range (-40 °C to 85 °C).

Available firmware revisions are shown in the Product Identification System on page 57: '001080' and '001070'. The '001080' version enables the internal Hub Controller, while the '001070' version disables it. There are no additional differences between these two versions.


The Hub Controller adds advanced functionality to the USB84604 by enabling the host to send commands directly to it via the upstream USB connection. Commands to the Hub Controller must be sent to the virtual 5th port in the hub. The following functions can be controlled via commands through the Hub Controller:

- I<sup>2</sup>C over USB Bridging: The host can send commands through USB to any device connected to the hub through the SMBus.
- UART over USB Bridging: The host can send commands through USB to any device connected to the hub through the UART. For more details about UART functions refer to the SDK.
- · SPI over USB Bridging: The host accesses to an attached SPI device as a pass-through operation.
- GPIO Control: The GPIOs on the hub can be dynamically configured and controlled by the host. For more details about GPIO functions refer to the SDK.
- · OTP Programming: Permanent customer configurations can be loaded to the One Time Programmable memory.
- FlexConnect support: FlexConnect allows the hub to dynamically change the physical ports that act as upstream and downstream ports. For more details refer to the FlexConnect Applications [9].
- · Access to configuration registers

# 1.1 Block Diagram

Figure 1-1 details the internal block diagram of the USB84604.


FIGURE 1-1: SYSTEM BLOCK DIAGRAM



# 2.0 PIN CONFIGURATION

The pin configuration depends on the firmware loaded (1070, 1080).

FIGURE 2-1: 48-QFN PIN ASSIGNMENTS (1070, 1080) (TOP VIEW)



# 3.0 PIN DESCRIPTIONS

This section provides a detailed description of each pin. The signals are arranged in functional groups according to their associated interface.

The "\_N" symbol in the signal name indicates that the active, or asserted, state occurs when the signal is at a low voltage level. For example, RESET\_N indicates that the reset signal is active low. When "\_N" is not present after the signal name, the signal is asserted at the high voltage level.

The terms assertion and negation are used exclusively. This is done to avoid confusion when working with a mixture of "active low" and "active high" signals. The term assert, or assertion, indicates that a signal is active, independent of whether that level is represented by a high or low voltage. The term negate, or negation, indicates that a signal is inactive.

**Note:** The buffer type for each signal is indicated in the BUFFER TYPE column of Table 3-1. A description of the buffer types is provided in Section 3.2.

**Note:** Compatibility with the Microchip UCS8100x family of USB port power controllers requires the UCS8100x be connected on Port 1 of the USB84604. Additionally, both PRTPWR1 and OCS1\_N must be pulled high at Power-On Reset (POR).

### TABLE 3-1: PIN DESCRIPTIONS

Num Pins	Name	Symbol	Buffer Type	Description				
	USB/HSIC Interfaces							
1	Upstream USB D+ (Flex Port 0)	FLEX_USBUP_DP	AIO	Upstream USB Port 0 D+ data signal. See Note 1.  Note: The upstream Port 0 signals can be optionally swapped with the downstream Port 1 signals.				
	Port 0 D+ Disable Configuration Strap	PRT_DIS_P0	IS	This strap is used in conjunction with PRT_DIS_M0 to disable USB Port 0.  0 = Port 0 D+ Enabled 1 = Port 0 D+ Disabled  Note: Both PRT_DIS_P0 and PRT_DIS_M0 must be tied to VDD33 at reset to place Port 0 into HSIC mode.  See Note 2 for more information on configuration straps.				

TABLE 3-1: PIN DESCRIPTIONS (CONTINUED)

Num Pins	Name	Symbol	Buffer Type	Description
1	Upstream USB D- (Flex Port 0)	FLEX_USBUP_DM	AIO	Upstream USB Port 0 D- data signal. See Note 1.  Note: The upstream Port 0 signals can be optionally swapped with the downstream Port 1 signals.
	Port 0 D- Disable Configuration Strap	PRT_DIS_M0	IS	This strap is used in conjunction with PRT_DIS_P0 to disable USB Port 0.  0 = Port 0 D- Enabled 1 = Port 0 D- Disabled  Note: Both PRT_DIS_P0 and PRT_DIS_M0 must be tied to VDD33 at reset to place Port 0 into HSIC mode.  See Note 2 for more information on configuration straps.
1	Upstream HSIC Data (Flex Port 0)	FLEX_HSIC_UP_ DATA	HSIC	Upstream HSIC Port 0 DATA signal. See Note 1.  Note: The upstream Port 0 signals can be optionally swapped with the downstream Port 1 signals.
1	Upstream HSIC Strobe (Flex Port 0)	FLEX_HSIC_UP_ STROBE	HSIC	Upstream HSIC Port 0 STROBE signal. See Note 1.  Note: The upstream Port 0 signals can be optionally swapped with the downstream Port 1 signals.
1	Downstream USB D+ (Swap Port 1)	SWAP_USBDN1_ DP	AIO	Downstream USB Port 1 D+ data signal.  Note: The downstream Port 1 signals can be optionally swapped with the upstream Port 0 signals.
	Port 1 D+ Disable Configuration Strap	PRT_DIS_P1	IS	This strap is used in conjunction with PRT_DIS_M1 to disable USB Port 1.  0 = Port 1 D+ Enabled 1 = Port 1 D+ Disabled  Note: Both PRT_DIS_P1 and PRT_DIS_M1 must be tied to VDD33 at reset to disable the associated port.  See Note 2 for more information on configuration straps.

TABLE 3-1: PIN DESCRIPTIONS (CONTINUED)

Num Pins	Name	Symbol	Buffer Type	Description
1	Downstream USB D- (Swap Port 1)	SWAP_USBDN1_ DM	AIO	Downstream USB Port 1 D- data signal.  Note: The downstream Port 1 signals can be optionally swapped with the upstream Port 0 signals.
	Port 1 D- Disable Configuration Strap	PRT_DIS_M1	IS	This strap is used in conjunction with PRT_DIS_P1 to disable USB Port 1.  0 = Port 1 D- Enabled 1 = Port 1 D- Disabled  Note: Both PRT_DIS_P1 and PRT_DIS_M1 must be tied to VDD33 at reset to disable the associated port.  See Note 2 for more information on configuration straps.
1	Downstream USB D+ (Port 2)	USBDN2_DP	AIO	Downstream USB Port 2 D+ data signal.
	Port 2 D+ Disable Configuration Strap	PRT_DIS_P2	IS	This strap is used in conjunction with PRT_DIS_M2 to disable USB Port 2.  0 = Port 2 D+ Enabled 1 = Port 2 D+ Disabled  Note: Both PRT_DIS_P2 and PRT_DIS_M2 must be tied to VDD33 at reset to disable the associated port.  See Note 2 for more information on configuration straps.
1	Downstream USB D- (Port 2)	USBDN2_DM	AIO	Downstream USB Port 2 D- data signal.
	Port 2 D- Disable Configuration Strap	PRT_DIS_M2	IS	This strap is used in conjunction with PRT_DIS_P2 to disable USB Port 2.  0 = Port 2 D- Enabled 1 = Port 2 D- Disabled  Note: Both PRT_DIS_P2 and PRT_DIS_M2 must be tied to VDD33 at reset to disable the associated port.  See Note 2 for more information on configuration straps.

TABLE 3-1: PIN DESCRIPTIONS (CONTINUED)

Num Pins	Name	Symbol	Buffer Type	Description
1	Downstream USB D+ (Port 3)	USBDN3_DP	AIO	Downstream USB Port 3 D+ data signal.
	Port 3 D+ Disable Configuration	PRT_DIS_P3	IS	This strap is used in conjunction with PRT_DIS_M3 to disable USB Port 3.
	Strap			0 = Port 3 D+ Enabled 1 = Port 3 D+ Disabled
				Note: Both PRT_DIS_P3 and PRT_DIS_M3 must be tied to VDD33 at reset to disable the associated port.
				See Note 2 for more information on configuration straps.
1	Downstream USB D- (Port 3)	USBDN3_DM	AIO	Downstream USB Port 3 D- data signal.
	Port 3 D- Disable Configuration	PRT_DIS_M3	IS	This strap is used in conjunction with PRT_DIS_P3 to disable USB Port 3.
	Strap			0 = Port 3 D- Enabled 1 = Port 3 D- Disabled
				Note: Both PRT_DIS_P3 and PRT_DIS_M3 must be tied to VDD33 at reset to disable the associated port.
				See Note 2 for more information on configuration straps.
1	Downstream USB D+ (Port 4)	USBDN4_DP	AIO	Downstream USB Port 4 D+ data signal.
	Port 4 D+ Disable Configuration	PRT_DIS_P4	IS	This strap is used in conjunction with PRT_DIS_M4 to disable USB Port 4.
	Strap			0 = Port 4 D+ Enabled 1 = Port 4 D+ Disabled
				Note: Both PRT_DIS_P4 and PRT_DIS_M4 must be tied to VDD33 at reset to disable the associated port.
				See Note 2 for more information on configuration straps.

TABLE 3-1: PIN DESCRIPTIONS (CONTINUED)

Num Pins	Name	Symbol	Buffer Type	Description
1	Downstream USB D- (Port 4)	USBDN4_DM	AIO	Downstream USB Port 4 D- data signal.
	Port 4 D- Disable Configuration Strap	PRT_DIS_M4	IS	This strap is used in conjunction with PRT_DIS_P4 to disable USB Port 4.  0 = Port 4 D- Enabled 1 = Port 4 D- Disabled
				Note: Both PRT_DIS_P4 and PRT_DIS_M4 must be tied to VDD33 at reset to disable the associated port.
				See Note 2 for more information on configuration straps.
		I <sup>2</sup> C/SI	MBus Inter	face
1	I <sup>2</sup> C Serial Clock Input	SCL	I_SMB	I <sup>2</sup> C/SMBus serial clock output (Bridging)
	SMBus Clock	SMBCLK	I_SMB	I <sup>2</sup> C/SMBus serial clock input
	General Pur- pose I/O 2	PIO2	IS/O8/ OD8	General purpose I/O 2
1	I <sup>2</sup> C Serial Data	SDA	IS/OD8	I <sup>2</sup> C bidirectional serial data
	SMBus Serial Data	SMBDATA	IS/OD8	SMBus bidirectional serial data
	General Pur- pose I/O 45	PIO45	IS/O8 OD8	General purpose I/O 45
		SPI M	aster Inter	face
1	SPI Chip Enable Output	SPI_CE_N	O6	Active-low SPI chip enable output.  Note: If the SPI is enabled, this pin will be driven high in powerdown states.
1	SPI Clock Output	SPI_CLK	O6	SPI clock output
	General Purpose I/O 4	PIO4	IS/O6/ OD6	General purpose I/O 4  Note: If the SPI is disabled, by setting the SPI_MASTER_DIS bit in the UTILCONFIG1 register, this pin may be used as PIO4.

TABLE 3-1: PIN DESCRIPTIONS (CONTINUED)

Num Pins	Name	Symbol	Buffer Type	Description
1	SPI Data Output	SPI_DO	O6	SPI data output
	SPI Speed Select Configuration Strap	SPI_SPD_SEL	IS (PD)	This strap is used to select the speed of the SPI.  0 = 30 MHz (default)  1 = 60 MHz
				Note: If the latched value on reset is 1, this pin is tri-stated when the chip is in the suspend state. If the latched value on reset is 0, this pin is driven low during a suspend state.  See Note 2 for more information on configuration
				straps.
	General Pur- pose I/O 5	PIO5	IS/O6/ OD6	General purpose I/O 5  Note: If the SPI is disabled, by setting the SPI_MASTER_DIS bit in the UTILCONFIG1 register, this pin may be used as PIO5.
1	SPI Data Input	SPI_DI	IS (PD)	SPI data input
	General Pur-	PIO9	IS/O6/	General purpose I/O 9
	pose I/O 9		OD6	Note: If the SPI is disabled, by setting the SPI_DISABLE bit in the UTIL_CON-FIG1 register, this pin may be used as PIO9.
			Misc.	
1	Port 1 Over-Current Sense Input	OCS1_N	IS (PU)	Firmware 1070, 1080: This active-low signal is input from an external current monitor to indicate an over-current condition on USB Port 1.
	General Purpose I/O 17	PIO17	IS/O8/ OD8	Firmware 1070, 1080: General purpose I/O 17
1	Port 2 Over-Current Sense Input	OCS2_N	IS (PU)	This active-low signal is input from an external current monitor to indicate an over-current condition on USB Port 2.
	General Pur- pose I/O 18	PIO18	IS/O8/ OD8	General purpose I/O 18

TABLE 3-1: PIN DESCRIPTIONS (CONTINUED)

Num Pins	Name	Symbol	Buffer Type	Description
1	UART Receive Input	UART_RX	IS	Internal UART receive input  Note: This is a 3.3 V signal. For RS232 operation, an external 12 V translator is required.
	Port 3 Over-Current Sense Input	OCS3_N	IS (PU)	This active-low signal is input from an external current monitor to indicate an over-current condition on USB Port 3.
	General Pur- pose I/O 19	PIO19	IS/O8/ OD8	General purpose I/O 19
1	UART Transmit Out- put	UART_TX	O8	Internal UART transmit output  Note: This is a 3.3 V signal. For RS232 operation, an external 12 V driver is required.
	Port 4 Over-Current Sense Input	OCS4_N	IS (PU)	This active-low signal is input from an external current monitor to indicate an over-current condition on USB Port 4.
	General Pur- pose I/O 20	PIO20	IS/O8/ OD8	General purpose I/O 20
1	System Reset Input	RESET_N	I_RST	This active-low signal allows external hardware to reset the device.  Note: The active-low pulse must be at least 5 µs wide. Refer to Section 8.4.2, "External Chip Reset (RESET_N)," on page 38 for additional information.
1	Crystal Input	XTAL1	ICLK	External 24 MHz crystal input
	Reference Clock Input	REFCLK	ICLK	Reference clock input. The device may be alternatively driven by a single-ended clock oscillator. When this method is used, XTAL2 should be left unconnected.
	Crystal Out- put	XTAL2	OCLK	External 24 MHz crystal output
1	External USB Transceiver Bias Resistor	RBIAS	Al	A 12.0 k $\Omega$ (+/- 1%) resistor is attached from ground to this pin to set the transceiver's internal bias settings.

TABLE 3-1: PIN DESCRIPTIONS (CONTINUED)

Num Pins	Name	Symbol	Buffer Type	Description
1	Suspend Output	SUSPEND	PU	Firmware 1070, 1080: This signal is used to indicate that the entire hub has entered the USB suspend state and that VBUS current consumption should be reduced in accordance with the USB specification [2]. Refer to Section 8.6, "Suspend (SUSPEND)," on page 39 for additional information.  Note: SUSPEND is disabled by default and must be enabled via the ProTouch configuration tool.
	General Pur- pose I/O 0	PIO0	IS/O8/ OD8	Firmware 1070, 1080: General purpose I/O 0  Note: If the SUSPEND output is disabled, this pin may be used as PIO0.
1	SOF Syn- chronized 8 kHz Clock Output	SOF	O8	This signal outputs an 8 kHz clock synchronized with the USB Host SOF.  Note: SOF output is controlled via the SOF_ENABLE bit in the UTIL_CONFIG1 register. This feature is not enabled by default.
	General Pur- pose I/O 1	PIO1	IS/O8/ OD8	General purpose I/O 1  Note: If the SOF output is disabled, by clearing the SOF_ENABLE bit in the UTILCONFIG1 register, this pin may be used as PIO1.
1	Detect Upstream VBUS Power	VBUS_DET	IS	Detects state of upstream bus power. When designing a detachable hub, this pin must be connected to the VBUS power pin of the upstream USB port through a resistor divider (50 k $\Omega$ by 100 k $\Omega$ ) to provide 3.3 V. For self-powered applications with a permanently attached host, this pin must be connected to either 3.3 V or 5.0 V through a resistor divider to provide 3.3 V. In embedded applications, VBUS_DET may be controlled (toggled) when the host desires to renegotiate a connection without requiring a full reset of the device.
	General Pur- pose I/O 16	PIO16	IS/O8/ OD8	General purpose I/O 16

TABLE 3-1: PIN DESCRIPTIONS (CONTINUED)

Num Pins	Name	Symbol	Buffer Type	Description		
1	Port 1 Power Output	PRTPWR1	О8	Firmware 1070, 1080: Enables power to a down- stream USB device attached to Port 1.		
				0 = Power disabled on downstream Port 1 1 = Power enabled on downstream Port 1		
	General Pur- pose I/O 41	PIO41	IS/O8/ OD8	General purpose I/O 41		
1	Port 2 Power Output	PRTPWR2	O8	Enables power to a downstream USB device attached to Port 2.		
				0 = Power disabled on downstream Port 2 1 = Power enabled on downstream Port 2		
	General Purpose I/O 42	PIO42	IS/O8/ OD8	General purpose I/O 42		
1	Port 3 Power Output	PRTPWR3	O8	Enables power to a downstream USB device attached to Port 3.		
				0 = Power disabled on downstream Port 3 1 = Power enabled on downstream Port 3		
	General Purpose I/O 43	PIO43	IS/O8/ OD8	General purpose I/O 43		
1	Port 4 Power Output	PRTPWR4	O8	Enables power to a downstream USB device attached to Port 4.		
				0 = Power disabled on downstream Port 4 1 = Power enabled on downstream Port 4		
	General Pur- pose I/O 44	PIO44	IS/O8/ OD8	General purpose I/O 44		
1	General Purpose I/O 3	PIO3	IS/O8/ OD8	General purpose I/O 3		
1	General Purpose I/O 8	PIO8	IS/O8/ OD8	General purpose I/O 8		
1	General Purpose I/O 10	PIO10	IS/O8/ OD8	General purpose I/O 10		
1	No Connect	NC	-	These pins must be left floating for normal device operation.		
Power						

TABLE 3-1: PIN DESCRIPTIONS (CONTINUED)

Num Pins	Name	Symbol	Buffer Type	Description
1	Battery Power Supply Input	VBAT	Р	Battery power supply input. When VBAT is connected directly to a +3.3 V supply from the system, the internal +3.3 V regulator runs in dropout and regulator power consumption is eliminated. A 4.7 $\mu$ F (<1 $\Omega$ ESR) capacitor to ground is required for regulator stability. The capacitor should be placed as close as possible to the device. Refer to Chapter 4.0 Power Connections on page 21 for power connection information.
3	+3.3 V Analog Power Supply	VDDA33	Р	+3.3 V analog power supply. A 1.0 $\mu$ F (<1 $\Omega$ ESR) capacitor to ground is required for regulator stability. The capacitor should be placed as close as possible to the device. Refer to Chapter 4.0 Power Connections on page 21 for power connection information.
2	+3.3 V Power Supply	VDD33	Р	+3.3 V power supply. These pins must be connected to VDDA33. Refer to Chapter 4.0 Power Connections on page 21 for power connection information.
1	+1.8 - 3.3 V Core Power Supply Input	VDDCOREREG	P	+1.8 - 3.3 V core power supply input to internal +1.2 V regulator. This pin may be connected to VDD33 for single supply applications when VBAT equals +3.3 V. Running in a dual supply configuration with VDDCOREREG at a lower voltage, such as +1.8 V, may reduce overall system power consumption. In dual supply configurations, a 4.7 $\mu$ F (<1 $\Omega$ ESR) capacitor to ground is required for regulator stability. The capacitor should be placed as close as possible to the device. Refer to Chapter 4.0 Power Connections on page 21 for power connection information.
3	+1.2 V Core Power Supply	VDDCR12	Р	+1.2 V core power supply. In single supply applications or dual supply applications where 1.2 V is not used, a 1.0 $\mu$ F (<1 $\Omega$ ESR) capacitor to ground is required for regulator stability. The capacitor should be placed as close as possible to the device. Refer to Chapter 4.0 Power Connections on page 21 for power connection information.
1	+1.2 V HSIC Power Supply Input	VDD12	Р	+1.2 V HSIC power supply input. Refer to Chapter 4.0 Power Connections on page 21 for power connection information.
Exposed Pad on package bot- tom (Figure 2-1)	Ground	VSS	Р	Common ground. This exposed pad must be connected to the ground plane with a via array.

**Note 1:** When the device is configured to enable the HSIC upstream port, the USB Product ID (PID) will be 0x4604. When the device is configured to enable the USB upstream port, the USB PID will be 0x4504.

2: Configuration strap values are latched on Power-On Reset (POR) and the rising edge of RESET\_N (external chip reset). Configuration straps are identified by an underlined symbol name. Signals that function as configuration straps must be augmented with an external resistor when connected to a load. Refer to Section 6.3, "Device Configuration Straps," on page 29 for additional information.

# 3.1 Pin Assignments

If the pin assignment is different for the firmware revisions (1070, 1080), it is mentioned within the table.

TABLE 3-2: 48-QFN PACKAGE PIN ASSIGNMENTS

Pin Num	Pin Name	Pin Num	Pin Name
1	VBAT	25	SPI_CE_N
2	VDDCR12	26	SPI_DO/ <u>SPI_SPD_SEL</u> /PIO5
3	USBDN1_DM/PRT_DIS_M1	27	SPI_CLK/PIO4
4	USBDN1_DP/PRT_DIS_P1	28	UART_RX/OCS3_N/PIO19
5	USBDN2_DM/PRT_DIS_M2	29	PRTPWR4/PIO44
6	USBDN2_DP/PRT_DIS_P2	30	UART_TX/OCS4_N/PIO20
7	VDDCR12	31	SDA/SMBDATA/PIO45
8	USBDN3_DM/PRT_DIS_M3	32	VDD33
9	USBDN3_DP/PRT_DIS_P3	33	SCL/SMBCLK/PIO2
10	USBDN4_DM/PRT_DIS_M4	34	1070, 1080: PIO10
11	USBDN4_DP/PRT_DIS_P4	35	RESET_N
12	VDDA33	36	VBUS_DET/PIO16
13	SOF/PIO1	37	VDDA33
14	1070, 1080: SUSPEND/PIO0	38	VDD12
15	1070, 1080: PRTPWR1/PIO41	39	FLEX_HSIC_UP_STROBE
16	1070, 1080: OCS1_N/PIO17	40	FLEX_USBUP_DM/PRT_DIS_M0
17	VDDCR12	41	FLEX_USBUP_DP/PRT_DIS_P0
18	VDD33	42	FLEX_HSIC_UP_DATA
19	PRTPWR2/PIO42	43	XTAL2
20	OCS2_N/PIO18	44	XTAL1/REFCLK
21	PRTPWR3/PIO43	45	NC
22	1070, 1080: PIO3	46	RBIAS
23	1070, 1080: PIO8	47	VDDCOREREG
24	SPI_DI/PIO9	48	VDDA33

# 3.2 Buffer Type Descriptions

**TABLE 3-3: BUFFER TYPES** 

Buffer Type	Description	
IS	Schmitt-triggered input	
I_RST	Reset Input	
I_SMB	I²C/SMBus Clock Input	
O6	Output with 6 mA sink and 6 mA source	
OD6	Open-drain output with 6 mA sink	
O8	Output with 8 mA sink and 8 mA source	
OD8	Open-drain output with 8 mA sink	
HSIC	High-Speed Inter-Chip (HSIC) USB Specification, Version 1.0 [ 4] compliant input/output	
PU	50 μA (typical) internal pull-up. Unless otherwise noted in the pin description, internal pull-ups are always enabled.	
	Note: Internal pull-up resistors prevent unconnected inputs from floating. Do not rely on internal resistors to drive signals external to the device. When connected to a load that must be pulled high, an external resistor must be added.	
PD	50 μA (typical) internal pull-down. Unless otherwise noted in the pin description, internal pull-downs are always enabled.	
	<b>Note:</b> Internal pull-down resistors prevent unconnected inputs from floating. Do not rely on internal resistors to drive signals external to the device. When connected to a load that must be pulled low, an external resistor must be added.	
AIO	Analog bi-directional	
ICLK	Crystal oscillator input pin	
OCLK	Crystal oscillator output pin	
Р	Power pin	

# 4.0 POWER CONNECTIONS

# 4.1 Integrated Power Regulators

The integrated 3.3 V and 1.2 V power regulators provide flexibility to the system in providing power the device. Several different configurations are allowed in order to align the power structure to supplies available in the system.

The regulators are controlled by RESET\_N. When RESET\_N is brought high, the 3.3 V regulator will turn on. When RESET N is brought low the 3.3 V regulator will turn off.

### 4.1.1 3.3 V REGULATOR

The device has an integrated regulator to convert from VBAT to 3.3 V.

### 4.1.2 1.2 V REGULATOR

The device has an integrated regulator to convert from a variable voltage input on VDDCOREREG to 1.2 V. The 1.2 V regulator is tolerant to the presence of low voltage (~0 V) on the VDDCOREREG pin in order to support system power solutions where a supply is not always present in low power states.

The 1.2 V regulator supports an input voltage range consistent with a 1.8 V input in order to reduce power consumption in systems which provide multiple power supply levels. In addition, the 1.2 V regulator supports an input voltage up to 3.3 V for systems which provide only a single power supply. The device will support operation where the 3.3 V regulator output can drive the 1.2 V regulator input such that VBAT is the only required supply.

### 4.2 Power Configurations

The device supports operation with no back current when power is connected in each of the following configurations. Power connection diagrams for these configurations are included in Section 4.3, "Power Connection Diagrams," on page 22.

#### 4.2.1 SINGLE SUPPLY CONFIGURATIONS

# 4.2.1.1 VBAT Only

VBAT may be tied to the VBAT system supply. VDD33, VDDA33, and VDDCOREREG must be tied together on the board. In this configuration the 3.3 V and 1.2 V regulators will be active. For HSIC operation, VDD12 may be tied to VDDCR12.

# 4.2.1.2 3.3 V Only

VBAT may be tied to the 3.3 V system supply. VDD33, VDDA33, and VDDCOREREG must be tied together on the board. In this configuration the 3.3 V regulator will operate in dropout mode and the 1.2 V regulator will be active. For HSIC operation, VDD12 may be tied to VDDCR12.

### 4.2.2 DUAL SUPPLY CONFIGURATIONS

# 4.2.2.1 VBAT + 1.8 V

VBAT may be tied to the VBAT system supply. VDDCOREREG may be tied to the 1.8 V system supply. In this configuration, the 3.3 V regulator and the 1.2 V regulator will be active. For HSIC operation, VDD12 may be tied to VDDCR12.


### 4.2.2.2 3.3 V + 1.8 V

VBAT may be tied to the 3.3 V system supply. VDDCOREREG may be tied to the 1.8 V system supply. In this configuration the 3.3 V regulator will operate in dropout mode and the 1.2 V regulator will be active. For HSIC operation, VDD12 may be tied to VDDCR12.

# 4.3 Power Connection Diagrams

Figure 4-1 illustrates the power connections for the USB84604 with various power supply configurations.

FIGURE 4-1: POWER CONNECTIONS



Note: To achieve the lowest power possible, tie the VDD12 pin to VDDCR12.

# 5.0 MODES OF OPERATIONS

The device provides two main modes of operation: Standby Mode and Hub Mode. The operating mode of the device is selected by setting values on primary inputs according to the table below.

TABLE 5-1: CONTROLLING MODES OF OPERATION

RESET_N Input	Resulting Mode	Summary
0	Standby	<b>Lowest Power Mode</b> : No functions are active other than monitoring the RESET_N input. All port interfaces are high impedance. All regulators are powered off.
1	Hub	<b>Full Feature Mode</b> : Device operates as a configurable USB hub. Power consumption is based on the number of active ports, their speed, and amount of data transferred.

**Note:** Refer to Section 8.4.2, "External Chip Reset (RESET\_N)," on page 38 for additional information on RESET\_N.

The flowchart in Figure 5-1 shows the modes of operation. It also shows how the device traverses through the Hub mode stages (shown in bold). The flow of control is dictated by control register bits shown in italics as well as other events such as availability of a reference clock. The remaining sections in this chapter provide more detail on each stage and mode of operation.




FIGURE 5-1: HUB OPERATIONAL MODE FLOWCHART

# 5.1 Boot Sequence

#### 5.1.1 STANDBY MODE

If the external hardware reset is asserted, the hub will be in Standby Mode. This mode provides a very low power state for maximum power efficiency when no signaling is required. This is the lowest power state. In Standby Mode all internal regulators are powered off, the PLL is not running, and core logic is powered down in order to minimize power consumption. Because core logic is powered off, no configuration settings are retained in this mode and must be re-initialized after RESET\_N is negated high.

### 5.1.2 HARDWARE INITIALIZATION STAGE (HW INIT)

The first stage is the initialization stage and occurs on the negation of RESET\_N. In this stage the 1.2 V regulator is enabled and stabilizes, internal logic is reset, and the PLL locks if a valid REFCLK is supplied. Configuration registers are initialized to their default state and strap input values are latched. The device will complete initialization and automatically enter the next stage. Because the digital logic within the device is not yet stable, no communication with the device using the SMBus is possible. Configuration registers are initialized to their default state.

If there is a REFCLK present, the next state is SW\_INIT.

### 5.1.3 SOFTWARE INITIALIZATION STAGE (SW\_INIT)

Once the hardware is initialized, the firmware can begin to execute. The internal firmware checks for an external SPI ROM. The firmware looks for an external SPI flash device that contains a valid signature of "2DFU" (device firmware upgrade) beginning at address 0xFFFA. If a valid signature is found, then the external ROM is enabled and the code execution begins at address 0x0000 in the external SPI device. If a valid signature is not found, then execution continues from internal ROM. SPI ROMs used with the device must be 1 Mbit and support either 30 MHz or 60 MHz. The frequency used is set using the SPI SPD SEL configuration strap. Both 1- and 2-bit SPI operation is supported. For optimum throughput, a 2-bit SPI ROM is recommended. Both mode 0 and mode 3 SPI ROMS are also supported. Refer to Section 6.3.2, "SPI Speed Select (SPI SPD SEL)," on page 30 for additional information on selection of the SPI speed.

For all other configurations, the firmware checks for the presence of an external  $I^2C/SMBus$ . It does this by asserting two pull down resistors on the data and clock lines of the bus. The pull downs are  $50 \text{ k}\Omega$ . If there are  $10 \text{ k}\Omega$  pull-ups present, the device becomes aware of the presence of an external SMBus/ $I^2C$  bus. If a bus is detected, the firmware transitions to the SOC\_CFG state.

### 5.1.4 SOC CONFIGURATION STAGE (SOC CFG)

In this stage, the SOC may modify any of the default configuration settings specified in the integrated ROM such as USB device descriptors, or port electrical settings.

There is no time limit. In this stage the firmware will wait indefinitely for the SMBus/I<sup>2</sup>C configuration. When the SOC has completed configuring the device, the Attach command (AA55h) must be sent. Refer to the application note SMBus Slave Interface for the USB253x/USB3x13/USB46x4 [7].

# 5.1.5 HUB CONFIGURATION STAGE (HUB\_CFG)

Once the SOC has indicated that it is done with configuration, then all the configuration data is combined. The default data, the SOC configuration data, the OTP data are all combined in the firmware and the device is programmed. If the SOC\_CFG state is evaluated, and the OTP data will be added to the SOC settings.

**Note:** OTP can overwrite any configuration the SOC did as shown in Figure 5-1.

After the device is fully configured, it will go idle and then into suspend if there is no VBUS or Hub.Connect present. If VBUS is present, and upstream battery charging is not enabled, the device will transition to the Connect (Hub.Connect) stage.

### 5.1.6 HUB CONNECT STAGE (HUB.CONNECT)

Once the CHGDET stage is completed, the device enters the Hub.Connect stage. The Hub connect stage is when the Hub will begin operation according to the USB 2.0 Specification [2]. The Hub will monitor the VBUS\_DET pin, and when the signal is high, it will enable the 1.5 k $\Omega$  PU on DP and enumerate with the Host.

### 5.1.7 NORMAL MODE

Lastly the SOC enters the Normal Mode of operation. In this stage, full USB operation is supported under control of the USB Host on the upstream port. The device will remain in the normal mode until the operating mode is changed by the system. The only device registers accessible to the SOC are the run time registers described in *AN 26.18 SMBus Slave Interface for the USB253x/USB3x13/USB46x4* [7].

If RESET\_N is asserted low, then Standby Mode is entered. The device may then be placed into any of the designated Hub stages. Asserting the soft disconnect on the upstream port will cause the Hub to return to the Hub.Connect stage until the soft disconnect is negated.

To save power, communication over the SMBus is not supported while in USB Suspend. The system can prevent the device from going to sleep by asserting the ClkSusp control bit of the Configure Portable Hub Register (described in *AN 26.18 SMBus Slave Interface for the USB253x/USB3x13/USB46x4* [7]) anytime before entering USB Suspend. While the device is kept awake during USB Suspend, it will provide the SMBus functionality at the expense of not meeting USB requirements for average suspend current consumption.

# 6.0 DEVICE CONFIGURATION

The device supports a large number of features (some mutually exclusive), and must be configured in order to correctly function when attached to a USB host controller. The hub can be configured either internally or externally depending on the implemented interface.

Microchip provides a comprehensive software programming tool, Protouch, for configuring the USB84604 functions, registers and OTP memory. All configuration is to be performed via the Protouch Programming Tool. For additional information on the Protouch Programming Tool, contact your local Microchip sales representative.

# 6.1 Configuration Method Selection

The hub will interface to external memory depending on the configuration of the device pins associated with each interface type. The device will first check whether an external SPI ROM is present. If present, the device will operate entirely from the external ROM. When an external SPI ROM is not present, the device will check whether the SMBus is configured. When the SMBus is enabled, it can be used to configure the internal device registers via the configuration registers address space, or to program the internal OTP memory. If no external options are detected, the device will operate using the internal default and configuration strap settings. The order in which device configuration is attempted is summarized below:

- 1. SPI (Reading the configuration from an SPI ROM)
- 2. SMBus (either writing the configuration registers in the XDATA address space, or to OTP)
- 3. Internal default settings (with or without configuration strap over-rides)

**Note:** Refer to Chapter 7.0 Device Interfaces on page 31 for detailed information on each device configuration interface.

### 6.2 Customer Accessible Functions

The following USB or SMBus accessible functions are available to the customer via the Microchip Protouch Programming Tool.

**Note:** For additional programming details, refer to the Microchip Protouch Programming Tool User Manual.

### 6.2.1 USB ACCESSIBLE FUNCTIONS

### 6.2.1.1 I<sup>2</sup>C Master Access over USB

Access to  $I^2C$  devices is performed as a pass-through operation from the USB Host. The device firmware has no knowledge of the operation of the attached  $I^2C$  device. The supported commands can be found on our web site at www.microchip.com. Refer to the product page of the USB84604.

# 6.2.1.2 SPI Access over USB

Access to an attached SPI device is performed as a pass-through operation from the USB Host. The device firmware has no knowledge of the operation of the attached SPI device. The supported commands can be found on our web site at <a href="https://www.microchip.com">www.microchip.com</a>. Refer to the product page of the USB84604.

Note: Refer to Section 7.1, "SPI Interface," on page 31 for additional information on the SPI interface.

# 6.2.1.3 OTP Access over USB

The OTP ROM in the device is accessible via the USB bus. All OTP parameters can be modified via the USB Host. The OTP operates in Single-Ended mode. The supported commands can be found on our web site at <a href="https://www.microchip.com">www.microchip.com</a>. Refer to the product page of the USB84604.

### 6.2.2 SMBus ACCESSIBLE FUNCTIONS

### 6.2.2.1 OTP Access over SMBus

The device's OTP ROM is accessible over SMBus. All OTP parameters can be modified via the SMBus Host. The OTP can be programmed to operate in Single-Ended, Differential, Redundant, or Differential Redundant mode, depending on the level of reliability required. The supported commands can be found on our web site at <a href="https://www.microchip.com">www.microchip.com</a>. Refer to the product page of the USB84604.

### 6.2.2.2 Configuration Access over SMBus

The functions that are available over SMBus prior to the hub attaching to the USB host are described in AN 26.18 SMBus Slave Interface for the USB253x/USB3x13/USB46x4 [7].

#### 6.2.2.3 Run Time Access over SMBus

There is a limited number of registers that are accessible via the SMBus during run time operation of the device. Refer to AN 26.18 SMBus Slave Interface for the USB253x/USB3x13/USB46x4 [7] for details.

# 6.3 Device Configuration Straps

Configuration straps are multi-function pins that are driven as outputs during normal operation. During a Power-On Reset (POR) or an External Chip Reset (RESET\_N), these outputs are tri-stated. The high or low state of the signal is latched following de-assertion of the reset and is used to determine the default configuration of a particular feature. Configuration straps are latched as a result of a Power-On Reset (POR) or a External Chip Reset (RESET\_N). Configuration strap signals are noted in Chapter 3.0 Pin Descriptions on page 8 and are identified by an underlined symbol name. The following sub-sections detail the various configuration straps.

Configuration straps include internal resistors in order to prevent the signal from floating when unconnected. If a particular configuration strap is connected to a load, an external pull-up or pull-down should be used to augment the internal resistor to ensure that it reaches the required voltage level prior to latching. The internal resistor can also be overridden by the addition of an external resistor.

Note: The system designer must guarantee that configuration straps meet the timing requirements specified in Section 9.5.2, "Reset and Configuration Strap Timing," on page 48 and Section 9.5.1, "Power-On Configuration Strap Valid Timing," on page 47. If configuration straps are not at the correct voltage level prior to being latched, the device may capture incorrect strap values.

**Note:** Configuration straps must never be driven as inputs. If required, configuration straps can be augmented, or overridden with external resistors.

# 6.3.1 PORT DISABLE (PRT\_DIS\_Mx/PRT\_DIS\_Px)

These configuration straps disable the associated USB ports D- and D+ signals, respectively, where "x" is the USB port number. Both the negative "M" and positive "P" port disable configuration straps for a given USB port must be tied high at reset to disable the associated port.

# TABLE 6-1: PRT\_DIS\_Mx/PRT\_DIS\_Px CONFIGURATION DEFINITIONS

PRT_DIS_Mx/PRT_DIS_Px	Definition
,0,	Port x D-/D+ signal is enabled (default)
'1'	Port x D-/D+ signal is disabled

# 6.3.2 SPI SPEED SELECT (SPI\_SPD\_SEL)

This strap is used to select the speed of the SPI as follows:

TABLE 6-2: SPI\_SPD\_SEL CONFIGURATION DEFINITIONS

SPI_SPD_SEL	Definition
'0'	30 MHz SPI operation (default)
'1'	60 MHz SPI operation

**Note:** If the latched value on reset is 1, this pin is tri-stated when the chip is in the suspend state. If the latched value on reset is 0, this pin is driven low during a suspend state.

### 7.0 DEVICE INTERFACES

The USB84604 provides multiple interfaces for configuration and external memory access. This chapter details the various device interfaces and their usage.

Note: For information on device configuration, refer to Chapter 6.0 Device Configuration on page 27.

### 7.1 SPI Interface

The device is capable of code execution from an external SPI ROM. On power up, the firmware looks for an external SPI flash device that contains a valid signature of 2DFU (device firmware upgrade) beginning at address 0xFFFA. If a valid signature is found, then the external ROM is enabled and the code execution begins at address 0x0000 in the external SPI device. If a valid signature is not found, then execution continues from internal ROM. The following sections describe the interface options to the external SPI ROM.

The SPI interface is always enabled after reset. It can be disabled by setting the SPI\_DISABLE bit in the UTIL\_CON-FIG1 register.


Note: For SPI timing information, refer to Section 9.5.7, "SPI Timing," on page 49.

# 7.1.1 OPERATION OF THE HI-SPEED READ SEQUENCE

The SPI controller will automatically handle code reads going out to the SPI ROM address. When the controller detects a read, the controller drives SPI\_CE\_N low, and outputs 0x0B, followed by the 24-bit address. The SPI controller outputs a DUMMY byte. The next eight clocks will clock in the first byte. When the first byte is clocked-in, a ready signal is sent back to the processor, and the processor gets one byte.

After the processor gets the first byte, its address will change. If the address is one more than the last address, the SPI controller will clock out one more byte. If the address is anything other than one more than the last address, the SPI controller will terminate the transaction by driving SPI\_CE\_N high. As long as the addresses are sequential, the SPI controller will continue clocking data in.

FIGURE 7-1: SPI HI-SPEED READ SEQUENCE




# 7.1.2 OPERATION OF THE DUAL HIGH SPEED READ SEQUENCE

The SPI controller also supports dual data mode. When configured in dual mode, the SPI controller will automatically handle XDATA reads going out to the SPI ROM. When the controller detects a read, the controller drives SPI\_CE\_N low and outputs 0x3B (the value must be programmed into the SPI\_FR\_OPCODE Register) followed by the 24-bit address. Bits 23 through Bit 17 are forced to zero, and address bits 16 through 0 are directly from the XDATA address bus. Because it is in fast read mode, the SPI controller then outputs a DUMMY byte. The next four clocks will clock in the first byte. The data appears two bits at a time on SPI\_DO and SPI\_DI. When the first byte is clocked in, a ready signal is sent back to the processor, and the processor gets one byte.

After the processor gets the first byte, its address will change. If the address is one more than the last address, the SPI controller will clock out one more byte. If the address is anything other than one more than the last address, the SPI controller will terminate the transaction by driving SPI\_CE\_N high. As long as the addresses are sequential, the SPI controller will continue clocking data in.

### FIGURE 7-2: SPI DUAL HI-SPEED READ SEQUENCE



### 7.1.3 32 BYTE CACHE

There is a 32-byte pipeline cache with an associated base address pointer and length pointer. Once the SPI controller detects a jump, the base address pointer is initialized to that address. As each new sequential data byte is fetched, the data is written into the cache and the length is incremented. If the sequential run exceeds 32 bytes, the base address pointer is incremented to indicate the last 32 bytes fetched. If the firmware performs a jump, and the jump is in the cache address range, the fetch is done in 1 clock from the internal cache instead of an external access.

### 7.1.4 INTERFACE OPERATION TO THE SPI PORT WHEN NOT PERFORMING FAST READS

There is a 8-byte command buffer (SPI\_CMD\_BUF[7:0]), an 8-byte response buffer (SPI\_RESP\_BUF[7:0]), and a length register that counts out the number of bytes (SPI\_CMD\_LEN). Additionally, there is a self-clearing GO bit in the SPI\_CTL register. Once the GO bit is set, device drives SPI\_CE\_N low and starts clocking. It will then output SPI\_CMD\_LEN x 8 number of clocks. After the first COMMAND byte has been sent out, the SPI\_DI input is stored in the SPI\_RESP buffer. If the SPI\_CMD\_LEN is longer than the SPI\_CMD\_BUF, don't cares are sent out on the SPI\_DO output.


This mode is used for program execution out of internal RAM or ROM.

Automatic reads and writes happen when there is an external XDATA read or write, using the serial stream that has been previously discussed.

### 7.1.5 ERASE EXAMPLE

To perform a SCTR\_ERASE, 32BLK\_ERASE, or 64BLK\_ERASE, the device writes 0x20, 0x52, or 0xD8, respectively to the first byte of the command buffer, followed by a 3-byte address. The length of the transfer is set to 4 bytes. To perform this, the device drives SPI\_CE\_N low, then counts out 8 clocks. It then outputs on SPI\_DO the 8 bits of command, followed by 24 bits of address of the location to be erased. When the transfer is complete, SPI\_CE\_N goes high, while the SPI\_DI line is ignored in this example.





### 7.1.6 BYTE PROGRAM EXAMPLE

To perform a Byte Program, the device writes 0x02 to the first byte of the command buffer, followed by a 3-byte address of the location that will be written to, and one data byte. The length of the transfer is set to 5 bytes. The device first drives SPI\_CE\_N low, then SPI\_DO outputs 8 bits of command, followed by 24 bits of address, and one byte of data. SPI\_DI is not used in this example.


### 7.1.7 COMMAND ONLY PROGRAM EXAMPLE

To perform a single byte command such as the following:

- WRDI
- WREN
- EWSR
- CHIP\_ERASE
- EBSY
- DBSY


The device writes the opcode into the first byte of the SPI\_CMD\_BUF and the SPI\_CMD\_LEN is set to one. The device first drives SPI\_CE\_N low, then 8 bits of the command are clocked out on SPI\_DO. SPI\_DI is not used in this example.

FIGURE 7-4: SPI COMMAND ONLY SEQUENCE



### 7.1.8 JEDEC-ID READ EXAMPLE

To perform a JEDEC-ID command, the device writes 0x9F into the first byte of the SPI\_CMD\_BUF. The length of the transfer is 4 bytes. The device first drives SPI\_CE\_N low, then SPI\_DO is output with 8 bits of the command, followed by the 24 bits of dummy bytes (due to the length being set to 4). When the transfer is complete, SPI\_CE\_N goes high. After the first byte, the data on SPI\_DI is clocked into the SPI\_RSP\_BUF. At the end of the command, there are three valid bytes in the SPI\_RSP\_BUF. In this example, 0xBF, 0x25, 0x8E.



### FIGURE 7-5: SPI JEDEC-ID READ SEQUENCE

# 7.2 I<sup>2</sup>C Master Interface

The I<sup>2</sup>C master interface implements a subset of the I<sup>2</sup>C Master Specification (Please refer to the *Philips Semiconductor Standard I<sup>2</sup>C-Bus Specification* for details on I<sup>2</sup>C bus protocols) [5]. The device's I<sup>2</sup>C master interface relates to the Standard-Mode I<sup>2</sup>C Specification (i.e., roundabout 67 kbit/s transfer rate and 7-bit addressing) for protocol and electrical properties. The device acts as the master and generates the serial clock SCL, controls the bus access (determines which device acts as the transmitter and which device acts as the receiver), and generates the START and STOP conditions.

**Note:** Extensions to the I<sup>2</sup>C Specification are not supported.

Note: All device configuration must be performed via the Microchip Protouch Programming Tool. For additional information on the Protouch Programming Tool, contact your local Microchip sales representative. For the latest version of the tool refer to the product page of the USB84604 on our web site at <a href="https://www.microchip.com">www.microchip.com</a>.

# 7.2.1 PULL-UP RESISTORS FOR I<sup>2</sup>C

The circuit board designer is required to place external pull-up resistors (10 k $\Omega$  recommended) on the SDA & SCL signals (per SMBus 1.0 Specification) [6] to Vcc in order to assure proper operation.

# 7.3 SMBus Slave Interface

The USB84604 includes an integrated SMBus slave interface, which can be used to access internal device run time registers or program the internal OTP memory. SMBus detection is accomplished by detection of pull-up resistors (10 k $\Omega$  recommended) on both the SMBDATA and SMBCLK signals. To disable the SMBus, a pull-down resistor of 10 k $\Omega$  must be applied to SMBDATA. The SMBus interface can be used to configure the device as detailed in Section 6.1, "Configuration Method Selection," on page 27.

**Note:** All device configuration must be performed via the Microchip Protouch Programming Tool. For additional information on the Protouch Programming Tool, contact your local Microchip sales representative.

The application note AN 26.18 SMBus Slave Interface for the USB253x/USB3x13/USB46x4 [7] provides additional information about register definitions. Refer to the product page of the USB84604 on our web site at www.micro-chip.com.

#### 8.0 FUNCTIONAL DESCRIPTIONS

This chapter provides additional functional descriptions of key device features. Alternatively links to references are provided.

#### 8.1 Battery Charger Charging


The USB84604 supports downstream battery charging. The application note AN 26.19 USB Battery Charging with the Microchip/SMSC USB2534 Hub Controller [8] provides additional information about battery charging.

#### 8.2 SOF Clock Output

The USB84604 provides an 8 kHz clock output synchronized to the USB host SOFs. The SOF output is generated from the previous SOF packet on the USB line. The device includes an internal free running frame counter to generate internal start of frame and end of frame events. The internal counter is re-synchronized every time a successful packet is received and decoded. The internal counter is advanced to compensate for the packet decode time. If the incoming SOF jitters early or late, the jitter will be visible in the next frame SOF output clock rising edge.

If one or two SOFs are missing, the SOF output will continue based on the internal frame counter. If more than two SOF are missing, the SOF output signal will stop. The clock is guaranteed to stop in a low state. When enabled or disabled, there will never be a short cycle.

FIGURE 8-1: SOF OUTPUT TIMING



#### 8.3 Flex Connect

This feature allows the upstream port to be swapped with downstream physical port 1. Only downstream port 1 can be swapped physically. Using port remapping, any logical port (number assignment) can be swapped with the upstream port (non-physical). For details refer to the *FlexConnect Applications* [9]

#### 8.4 Resets

The device has the following chip level reset sources:

- Power-On Reset (POR)
- External Chip Reset (RESET\_N)
- USB Bus Reset

#### 8.4.1 POWER-ON RESET (POR)

A power-on reset occurs whenever power is initially supplied to the device, or if power is removed and reapplied to the device. A timer within the device will assert the internal reset per the specifications listed in Section 9.5.1, "Power-On Configuration Strap Valid Timing," on page 47.

#### 8.4.2 EXTERNAL CHIP RESET (RESET\_N)

A valid hardware reset is defined as assertion of RESET\_N, after all power supplies are within operating range, per the specifications in Section 9.5.2, "Reset and Configuration Strap Timing," on page 48. While reset is asserted, the device (and its associated external circuitry) enters Standby Mode and consumes minimal current.

Assertion of RESET\_N causes the following:

- 1. The PHY is disabled and the differential pairs will be in a high-impedance state.
- 2. All transactions immediately terminate; no states are saved.
- 3. All internal registers return to the default state.
- 4. The external crystal oscillator is halted.
- 5. The PLL is halted.
- 6. The HSIC Strobe and Data pins are driven low.

**Note:** All power supplies must have reached the operating levels mandated in Section 9.2, "Operating Conditions\*\*," on page 41, prior to (or coincident with) the assertion of RESET\_N.

#### 8.4.3 USB BUS RESET

In response to the upstream port signaling a reset to the device, the device performs the following:

**Note:** The device does not propagate the upstream USB reset to downstream devices.

- 1. Sets default address to 0.
- 2. Sets configuration to: Unconfigured.
- 3. Moves device from suspended to active (if suspended).
- 4. Complies with Section 11.10 of the USB 2.0 Specification [2] for behavior after completion of the reset sequence.

The host then configures the device in accordance with the USB Specification.

#### 8.5 Link Power Management (LPM)

The device supports the L0 (On), L1 (Sleep), and L2 (Suspend) link power management states per the USB 2.0 Link Power Management Addendum. These supported LPM states offer low transitional latencies in the tens of microseconds versus the much longer latencies of the traditional USB suspend/resume in the tens of milliseconds. The supported LPM states are detailed in Table 8-1. For additional information, refer to the USB 2.0 Link Power Management Addendum.

TABLE 8-1: LPM STATE DEFINITIONS

State	Description	Entry/Exit Time to L0
L2	Suspend	Entry: ~3 ms Exit: ~2 ms
L1	Sleep	Entry: ~65 μs Exit: ~100 μs
L0	Fully Enabled (On)	-

Note: State change timing is approximate and is measured by change in power consumption.

**Note:** System clocks are stopped only in suspend mode or when power is removed from the device.

#### 8.6 Suspend (SUSPEND)

When enabled, the SUSPEND signal can be used to indicate that the entire hub has entered the USB suspend state and that VBUS current consumption should be reduced in accordance with the USB specification [2]. Selective suspend set by the host on downstream hub ports have no effect on this signal because there is no requirement to reduce current consumption from the upstream VBUS. Suspend can be used by the system to monitor and dynamically adjust how much current the PMIC draws from VBUS to charge the battery in the system during a USB session. Because it is a level indication, it will assert or negate to reflect the current status of suspend without any interaction through the SMBus.

A negation of this signal indicates no level suspend interrupt and device has been configured by the USB Host. The full configured current can be drawn from the USB VBUS pin on the USB connector for charging - up to 500 mA - depending on descriptor settings. When asserted, this signal indicates a suspend interrupt or that the device has not yet been configured by USB Host. The current draw can be limited by the system according to the USB specification. The USB specification limits current to 100 mA before configuration, and up to 12.5 mA in USB suspend mode.

#### 9.0 OPERATIONAL CHARACTERISTICS

## 9.1 Absolute Maximum Ratings\*

VBAT Supply Voltage (Note 1) 0 V to +5.5 V VDDCOREREG Supply Voltage (Note 1) 0 V to +3.6 V Positive voltage on input signal pins, with respect to ground (Note 2) 3.6 V Negative voltage on input signal pins, with respect to ground (Note 3) -0.5 V Positive voltage on XTAL1/REFCLK, with respect to ground VDDCR12 Positive voltage on HSIC signals, with respect to ground 1.32 V Positive voltage on USB DP/DM signals, with respect to ground (Note 4) 5.5 V Storage Temperature -55 °C to +150 °C Refer to JEDEC Spec. J-STD-020 Lead Temperature Range **HBM ESD Performance** JEDEC Class 3A

- **Note 1:** When powering this device from laboratory or system power supplies, it is important that the absolute maximum ratings not be exceeded or device failure can result. Some power supplies exhibit voltage spikes on their outputs when AC power is switched on or off. In addition, voltage transients on the AC power line may appear on the DC output. If this possibility exists, it is suggested to use a clamp circuit.
  - 2: This rating does not apply to the following signals: All USB DM/DP pins, XTAL1/REFCLK, XTAL2, and all HSIC signals.
  - 3: This rating does not apply to the HSIC signals.
  - 4: This rating applies only when VDD33 is powered.


<sup>\*</sup>Stresses exceeding those listed in this section could cause permanent damage to the device. This is a stress rating only. Exposure to absolute maximum rating conditions may affect device reliability. Functional operation of the device at any condition exceeding those indicated in Section 9.2, "Operating Conditions\*\*", Section 9.4, "DC Specifications", or any other applicable section of this specification is not implied. Note, device signals are NOT 5 volt tolerant unless specified otherwise.

## 9.2 Operating Conditions\*\*


VBAT Supply Voltage +3.0 V to +5.5 V
VDDCOREREG Supply Voltage Note 5
Power Supply Rise Time Note 6
Ambient Operating Temperature in Still Air (T<sub>A</sub>)

- **5:** +1.6 V to +2.0 V when VDDCOREREG is connected to an external +1.8 V power supply, +3.0 V to +3.6 V when VDDCOREREG is connected to VDD33.
- **6:** The power supply rise time requirements vary dependant on the usage of the external reset (RESET\_N). If RESET\_N is asserted at power-on, the power supply rise time must be 10 ms or less (t<sub>RT(max)</sub> = 10 ms). If RESET\_N is not used at power-on (tied high), the power supply rise time must be 1 ms or less (t<sub>RT(max)</sub> = 1 ms). Higher voltage supplies must always be at an equal or higher voltage than lower voltage supplies. Figure 9-1 and Figure 9-2 illustrate the supply rise time requirements.
- 7: -40 °C to +85 °C for automotive version.

#### FIGURE 9-1: SINGLE SUPPLY RISE TIME MODEL



#### FIGURE 9-2: DUAL SUPPLY RISE TIME MODEL



<sup>\*\*</sup>Proper operation of the device is guaranteed only within the ranges specified in this section.

#### 9.3 Power Consumption

This section details the power consumption of the device as measured during various modes of operation. Power dissipation is determined by temperature, supply voltage, and external source/sink requirements.

#### 9.3.1 OPERATIONAL / UNCONFIGURED

#### 9.3.1.1 HSIC Upstream

TABLE 9-1: OPERATIONAL/UNCONFIGURED POWER CONSUMPTION (HSIC UPSTREAM)

	Typica	al (mA)	Maximum (mA)		
	VBAT	VDDCOREREG (Note 8)	VBAT	VDDCOREREG (Note 8)	
HS Host / 1 HS Device	30	40	35	45	
HS Host / 2 HS Devices	50	50	60	55	
HS Host / 4 HS Devices	90	60	100	70	
HS Host / 1 FS Device	15	30	20	40	
HS Host / 2 FS Devices	20	35	20	45	
HS Host / 4 FS Devices	20	40	25	50	
Unconfigured	10	20	-	-	

#### 8: Includes VDD12 current.

**Note:** The regulators are on. Refer to diagram Dual Supply Application in Figure 4-1 Power Connections on page

#### 9.3.1.2 USB Upstream

TABLE 9-2: OPERATIONAL/UNCONFIGURED POWER CONSUMPTION (USB UPSTREAM)

	Typica	al (mA)	Maximum (mA)		
	VBAT	VDDCOREREG	VBAT	VDDCOREREG	
HS Host / 1 HS Device	30	40	40	45	
HS Host / 2 HS Devices	55	50	65	55	
HS Host / 4 HS Devices	100	65	105	75	
HS Host / 1 FS Device	20	30	25	40	
HS Host / 2 FS Devices	20	40	30	40	
HS Host / 4 FS Devices	25	40	30	45	
Unconfigured	10	20	-	-	

**Note:** The regulators are on. Refer to diagram Dual Supply Application in Figure 4-1 Power Connections on page 22.

#### 9.3.2 SUSPEND / STANDBY

#### 9.3.2.1 Single Supply

The following tables detail the device power consumption when configured with a single VBAT supply and an externally supplied VDD12 for HSIC (when applicable). For additional information on power connections, refer to Chapter 4.0 Power Connections on page 21.

#### **USB Upstream**

TABLE 9-3: SINGLE SUPPLY SUSPEND/STANDBY POWER CONSUMPTION (USB UPSTREAM)

Mode	Symbol	Typical @ 25°C	Automotive Max	Unit
Suspend	I <sub>VBAT</sub>	320 2000		μΑ
Standby I <sub>VBAT</sub>		0.4	2.4	μΑ

Note: Typical values measured with VBAT = 4.2 V. Maximum values measured with VBAT = 5.5 V.

**Note:** The regulators are on for suspend and off for reset/standby. Refer to diagram Single Supply Application in Figure 4-1 Power Connections on page 22.

#### **HSIC Upstream**

TABLE 9-4: SINGLE SUPPLY SUSPEND/STANDBY POWER CONSUMPTION (HSIC UPSTREAM)

Mode	Symbol	Typical @ 25°C Automotive Max		Unit
Suspend	Suspend I <sub>VBAT</sub>		1500	μΑ
	I <sub>VDD12</sub>	5 750		μΑ
Standby	I <sub>VBAT</sub> 0.2		2.2	μΑ

**Note:** Typical values measured with VBAT = 4.2 V, VDD12 = 1.2 V. Maximum values measured with VBAT = 5.5 V, VDD12 = 1.32 V.

**Note:** The regulators are on for suspend and off for reset/standby. Refer to diagram Single Supply Application in Figure 4-1 Power Connections on page 22.

#### 9.3.2.2 Dual Supply

The following tables detail the device power consumption when configured with a dual supply (VBAT and 1.8 V VDDCOREREG) and an externally supplied VDD12 for HSIC (when applicable). For additional information on power connections, refer to Chapter 4.0 Power Connections on page 21.

#### **USB Upstream**

TABLE 9-5: DUAL SUPPLY SUSPEND/STANDBY POWER CONSUMPTION (USB UPSTREAM)

Mode	Symbol	Typical @ 25°C	Automotive Max	Unit
Suspend	I <sub>VDDCOREREG</sub>	80	1350	μΑ
	I <sub>VBAT</sub>	230	400	μΑ
Standby	I <sub>VDDCOREREG</sub>	0.1	2.5	μΑ
	I <sub>VBAT</sub>	0.4	2.5	μΑ

**Note:** Typical values measured with VBAT = 4.2 V, VDDCOREREG = 1.8 V. Maximum values measured with VBAT = 5.5 V, VDDCOREREG = 2.0 V.

**Note:** The regulators are on for suspend and off for reset/standby. Refer to diagram Dual Supply Application in Figure 4-1 Power Connections on page 22.

#### **HSIC Upstream**

TABLE 9-6: DUAL SUPPLY SUSPEND/STANDBY POWER CONSUMPTION (USB UPSTREAM)

Mode	Symbol	Typical @ 25°C	Automotive Max	Unit
Suspend	I <sub>VDDCOREREG</sub>	90	1300	μA
	I <sub>VBAT</sub>	30	750	μΑ
	I <sub>VDD12</sub>	5.5	1100	μA
Standby	I <sub>VDDCOREREG</sub>	0.1	2.5	μA
	I <sub>VBAT</sub>	0.4	2.5	μA

**Note:** Typical values measured with VBAT = 4.2 V, VDDCOREREG = 1.8 V, VDD12 = 1.2 V. Maximum values measured with VBAT = 5.5 V, VDDCOREREG = 2.0 V, VDD12 = 1.32 V.

**Note:** The regulators are on for suspend and off for reset/standby. Refer to diagram Dual Supply Application in Figure 4-1 Power Connections on page 22.

# **USB84604**

# 9.4 DC Specifications

TABLE 9-7: DC ELECTRICAL CHARACTERISTICS

Parameter	Symbol	Min	Тур	Max	Units	Notes
IS Type Input Buffer						
Low Input Level	V <sub>IL</sub>	-0.3		0.8	V	
High Input Level	V <sub>IH</sub>	2.0		3.6	V	
I_RST Type Input Buffer						
Low Input Level	V <sub>IL</sub>	-0.3		0.4	٧	
High Input Level	V <sub>IH</sub>	1.25		3.6	V	
I_SMB Type Input Buffer						
Low Input Level	V <sub>IL</sub>	-0.3		0.35	V	
High Input Level	V <sub>IH</sub>	1.25		3.6	V	
O6 Type Buffers						
Low Output Level	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> = 6 mA (default)
High Output Level	V <sub>OH</sub>	VDD33 - 0.4			V	I <sub>OH</sub> = -6 mA See Note 9
OD6 Type Buffer						
Low Output Level	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> = 6 mA (default) See Note 9
O8 Type Buffers						
Low Output Level	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> = 8 mA
High Output Level	V <sub>OH</sub>	VDD33 - 0.4			V	I <sub>OH</sub> = -8 mA
OD8 Type Buffer						
Low Output Level	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> = 8 mA
HSIC Type Buffers						
Low Input Level	$V_{IL}$	-0.3		0.35*VDD12	V	
High Input Level	V <sub>IH</sub>	0.65*VDD12		VDD12+0.3	V	
Low Output Level	V <sub>OL</sub>			0.25*VDD12	V	
High Output Level	V <sub>OH</sub>	0.75*VDD12			V	

TABLE 9-7: DC ELECTRICAL CHARACTERISTICS (CONTINUED)

Parameter	Symbol	Min	Тур	Max	Units	Notes
ICLK Type Buffer (XTAL1/REFCLK Input)						Note 10
Low Input Level	V <sub>IL</sub>	-0.3		0.35	V	
High Input Level	V <sub>IH</sub>	0.8		3.6	V	

9: O6, OD6: The pad strength can be increased to 12 mA for SPI Bridging applications.

10: XTAL2 can optionally be driven from a 24 MHz single-ended clock oscillator (REFCLK).

#### 9.5 AC Specifications


This section details the various AC timing specifications of the device.

#### 9.5.1 POWER-ON CONFIGURATION STRAP VALID TIMING

Figure 9-3 illustrates the configuration strap timing requirements, in relation to power-on, for applications where RESET\_N is not used at power-on. The operational levels (V<sub>opp</sub>) for the external power supplies are detailed in Section 9.2, "Operating Conditions\*\*," on page 41.

**Note:** For RESET\_N configuration strap timing requirements, refer to Section 9.5.2, "Reset and Configuration Strap Timing," on page 48.

#### FIGURE 9-3: POWER-ON CONFIGURATION STRAP VALID TIMING



#### TABLE 9-8: POWER-ON CONFIGURATION STRAP VALID TIMING

Symbol	Description	Min	Тур	Max	Units
t <sub>csh</sub>	Configuration strap hold after external power supplies at operational levels	1			ms

#### 9.5.2 RESET AND CONFIGURATION STRAP TIMING

Figure 9-4 illustrates the RESET\_N timing requirements and its relation to the configuration strap signals. Assertion of RESET N is not a requirement. However, if used, it must be asserted for the minimum period specified.

Refer to Section 8.4, "Resets," on page 38 for additional information on resets. Refer to Section 6.3, "Device Configuration Straps," on page 29 for additional information on configuration straps.

#### FIGURE 9-4: RESET\_N CONFIGURATION STRAP TIMING




TABLE 9-9: RESET\_N CONFIGURATION STRAP TIMING

Symbol	Description	Min	Тур	Max	Units
t <sub>rstia</sub>	RESET_N input assertion time	5			μs
t <sub>csh</sub>	Configuration strap hold after RESET_N deassertion	1			ms

#### 9.5.3 USB TIMING

All device USB signals conform to the voltage, power, and timing characteristics/specifications as set forth in the *Universal Serial Bus Specification*. Please refer to the *Universal Serial Bus Specification*, Revision 2.0, available at http://www.usb.org [2].

#### 9.5.4 HSIC TIMING

All device HSIC signals conform to the voltage, power, and timing characteristics/specifications as set forth in the *High-Speed Inter-Chip USB Electrical Specification*. Please refer to the *High-Speed Inter-Chip USB Electrical Specification*, Version 1.0, available at http://www.usb.org [ 4].

#### 9.5.5 SMBus TIMING

All device SMBus signals conform to the voltage, power, and timing characteristics/specifications as set forth in the System Management Bus Specification. Please refer to the System Management Bus Specification, Version 1.0, available at http://smbus/org/specs [ 6].


#### 9.5.6 I<sup>2</sup>C TIMING

All device  $I^2C$  signals conform to the 100 kHz Standard Mode (Sm) voltage, power, and timing characteristics/specifications as set forth in the  $I^2C$ -Bus Specification. Please refer to the  $I^2C$ -Bus Specification, available at http://www.nxp.com [5].

#### 9.5.7 SPI TIMING

The following specifies the SPI timing requirements for the device.

FIGURE 9-5: SPI TIMING



Note: The SPI can be configured for 30 MHz or 60 MHz operation via the <u>SPI\_SPD\_SEL\_configuration</u> strap. 30 MHz operation timing values are shown in <u>Table 9-10</u>. 60 MHz operation timing values are shown in <u>Table 9-11</u>.

TABLE 9-10: SPI TIMING VALUES (30 MHZ OPERATION)

Symbol	Description	Min	Тур	Max	Units
t <sub>fc</sub>	Clock frequency			30	MHz
t <sub>ceh</sub>	Chip enable (SPI_CE_EN) high time	100			ns
t <sub>clq</sub>	Clock to input data			13	ns
t <sub>dh</sub>	Input data hold time	0			ns
t <sub>os</sub>	Output setup time	5			ns
t <sub>oh</sub>	Output hold time	5			ns
t <sub>ov</sub>	Clock to output valid	4			ns
t <sub>cel</sub>	Chip enable (SPI_CE_EN) low to first clock	12			ns
t <sub>ceh</sub>	Last clock to chip enable (SPI_CE_EN) high	12			ns

# **USB84604**

TABLE 9-11: SPI TIMING VALUES (60 MHZ OPERATION)

Symbol	Description	Min	Тур	Max	Units
t <sub>fc</sub>	Clock frequency			60	MHz
t <sub>ceh</sub>	Chip enable (SPI_CE_EN) high time	50			ns
t <sub>clq</sub>	Clock to input data			9	ns
t <sub>dh</sub>	Input data hold time	0			ns
t <sub>os</sub>	Output setup time	5			ns
t <sub>oh</sub>	Output hold time	5			ns
t <sub>ov</sub>	Clock to output valid	4			ns
t <sub>cel</sub>	Chip enable (SPI_CE_EN) low to first clock	12			ns
t <sub>ceh</sub>	Last clock to chip enable (SPI_CE_EN) high	12			ns

#### 9.6 Clock Specifications

The device can accept either a 24 MHz crystal or a 24 MHz single-ended clock oscillator input. If the single-ended clock oscillator method is implemented, XTAL1 should be left unconnected and REFCLK should be driven with a clock that adheres to the specifications outlined in Section 9.6.2, "External Reference Clock (REFCLK)".

#### 9.6.1 OSCILLATOR/CRYSTAL

It is recommended that a crystal utilizing matching parallel load capacitors be used for the crystal input/output signals (XTAL1I/XTAL2). See Table 9-12 for the recommended crystal specifications.

**TABLE 9-12: CRYSTAL SPECIFICATIONS** 

Parameter	Symbol	Min	Nom	Max	Units	Notes
Crystal Cut	AT, typ					
Crystal Oscillation Mode	Fundamental Mode					
Crystal Calibration Mode	Parallel Resonant Mode					
Frequency	F <sub>fund</sub>	-	24.000	-	MHz	
Total Allowable PPM Budget		-	-	+/-350	PPM	
Operating Temperature Range		Note 11	-	Note 12	°C	

11: -40 °C for automotive version.

12: +85 °C for automotive version.

#### 9.6.2 EXTERNAL REFERENCE CLOCK (REFCLK)

The following input clock specifications are suggested:

- 50% duty cycle  $\pm$  10%
- 24 MHz ± 350 PPM


Note:

The external clock is recommended to conform to the signalling levels designated in the JEDEC specification on 1.2 V CMOS Logic although maximum values of 3.6 V are stated in Section 9.1, "Absolute Maximum Ratings\*," on page 40 and in Table 9-7, "DC Electrical Characteristics," on page 46. XTAL2 should be treated as a no connect when an external clock is supplied.

#### 10.0 PACKAGE OUTLINE

**Note:** For the most current package drawings, see the Microchip Packaging Specification at: http://www.microchip.com/packaging.

#### FIGURE 10-1: USB84604 48-PIN QFN PACKAGE DRAWING



## APPENDIX A: DATA SHEET REVISION HISTORY

Revision Level	Section/Figure/Entry	Correction
DS60001295B	Initial Release	

# **USB84604**

### APPENDIX B: TERMS AND ACRONYMS

The following is a list of general terms and acronyms used throughout this document:

Acronym	Description	
2DFU	device firmware upgrade	
EOP	End of Packet	
EP	Endpoint	
FS	Full-Speed	
GPIO	General Purpose I/O (that is input/output to/from the device)	
НМІ	Human Machine Interface	
HS	Hi-Speed	
HSOS	High Speed Over Sampling	
HSIC High-Speed Inter-Chip		
Hub Controller	It is an internal part of the USB84604 chip. It adds advanced functionality (e.g., control of bridging, GPIO etc) to the USB84604 (refer to page 5).	
I <sup>2</sup> C®	Inter-Integrated Circuit	
LS	Low-Speed	
MTT	Multi-Transaction Translator	
OCS Over-Current Sense		
OTP	One Time Programmable	
PCB	Printed Circuit board	
PCS	Physical Coding Sublayer	
PHY	Physical Layer	
PIO	General Purpose I/O (that is internal to the device)	
POR	Power On Reset	
SDK	Software Development Kit	
SMBus	System Management Bus	
SPI	Serial Peripheral Interface	
SQFN	SQFN Square Quad Flat No-Lead	
TT	TT Transaction Translator	
USB Controller Hub	USB Hub that has an embedded microcontroller to enable enhanced features.	
UUID	Universally Unique IDentification	
VSM	Vendor Specific Messaging	

#### **APPENDIX C: REFERENCES**

- [1] UNICODE UTF-16LE For String Descriptors USB Engineering Change Notice, December 29th, 2004, USB Implementers Forum, Inc. http://www.usb.org
- [2] *Universal Serial Bus Specification*, Revision 2.0, April 27th, 2000, USB Implementers Forum, Inc. http://www.usb.org
- [3] Battery Charging Specification, Revision 1.2, Dec. 07, 2010, USB Implementers Forum, Inc. http://www.usb.org
- [4] High-Speed Inter-Chip USB Electrical Specification, Version 1.0, Sept. 23, 2007, USB Implementers Forum, Inc. http://www.usb.org
- [5] I2C-Bus Specification, Version 1.1,NXP (formerly a division of Philips) http://www.nxp.com
- [6] System Management Bus Specification, Version 1.0, http://smbus/org/specs
- [7] AN 26.18 SMBus Slave Interface for the USB253x/USB3x13/USB46x4 This application note is also valid for USB84604. http://www.microchip.com
- [8] AN 26.19 USB Battery Charging with the Microchip/SMSC USB2534 Hub Controller http://www.microchip.com
- [9] AN1580, AN1627, AN1700, FlexConnect Applications http://www.microchip.com

#### THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at <a href="www.microchip.com">www.microchip.com</a>. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's
  guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

#### CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

#### **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- · Distributor or Representative
- · Local Sales Office
- · Field Application Engineer (FAE)
- · Technical Support

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

#### PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

	[X] X T T perature Packago Range	[X] <sup>(1)</sup>   e Tape and Red Option	- X - T el Product Version	XXXXXX   ROM/ Firmware
Device:	USB84604			
Temperature Range:	A = -40°C	to +85°C		
Package:	F = QFN [	Dimple Package	e (48-pin)	
Tape and Reel Option:		lard packaging ( and Reel <sup>(1)</sup>	(tray)	
Pattern	B = Produ	uct Version		
ROM/Firmware	001070 = ROM/ 001080 = ROM/			

#### Examples:

- a) USB84604AF-B-001070 -40°C to + 85°C, QFN Dimple Package (48-pin), Tray, B.
  - 001070 (Hub Controller disabled)
- USB84604AFT-B-001080 -40°C to + 85°C, QFN Dimple Package (48-pin), Tape & Reel, B, 001080 (Hub Controller enabled)
- Note 1: Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option. Reel size is 2,500.

# **USB84604**

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
  intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
  knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data
  Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- · Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

#### **Trademarks**

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, flexPWR, JukeBlox, KeeLoq, KeeLoq logo, Kleer, LANCheck, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC<sup>32</sup> logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

The Embedded Control Solutions Company and mTouch are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, ECAN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, KleerNet, KleerNet logo, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, RightTouch logo, REAL ICE, SQI, Serial Quad I/O, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2014, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-63276-648-9

# QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



# **Worldwide Sales and Service**

#### **AMERICAS**

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA

Tel: 678-957-9614 Fax: 678-957-1455

**Austin, TX** Tel: 512-257-3370

**Boston** 

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Cleveland

Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi. MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN

Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110

**Canada - Toronto** Tel: 905-673-0699 Fax: 905-673-6509 ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong

Tel: 852-2943-5100 Fax: 852-2401-3431

**Australia - Sydney** Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

**China - Chongqing** Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

**China - Hangzhou** Tel: 86-571-8792-8115 Fax: 86-571-8792-8116

**China - Hong Kong SAR** Tel: 852-2943-5100 Fax: 852-2401-3431

**China - Nanjing** Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

**China - Qingdao** Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

**China - Shanghai** Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

**China - Shenyang** Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

**China - Xiamen** Tel: 86-592-2388138 Fax: 86-592-2388130

**China - Zhuhai** Tel: 86-756-3210040 Fax: 86-756-3210049 ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

**India - Pune** Tel: 91-20-3019-1500

**Japan - Osaka** Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

**Japan - Tokyo** Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

**Korea - Daegu** Tel: 82-53-744-4301 Fax: 82-53-744-4302

**Korea - Seoul** Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

**Malaysia - Kuala Lumpur** Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

**Malaysia - Penang** Tel: 60-4-227-8870 Fax: 60-4-227-4068

**Philippines - Manila** Tel: 63-2-634-9065 Fax: 63-2-634-9069

**Singapore** Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-5778-366 Fax: 886-3-5770-955

**Taiwan - Kaohsiung** Tel: 886-7-213-7830

**Taiwan - Taipei** Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

**Thailand - Bangkok** Tel: 66-2-694-1351 Fax: 66-2-694-1350 **EUROPE** 

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

**Denmark - Copenhagen** Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Dusseldorf Tel: 49-2129-3766400

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Pforzheim Tel: 49-7231-424750

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Venice Tel: 39-049-7625286

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

Poland - Warsaw Tel: 48-22-3325737

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Stockholm Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820

03/25/14